Some level{2 and level{3 Distributed Basic Linear Algebra Subroutines (DBLAS) that have been implemented on the Connection Machine system CM{200 are described. No assumption is made on the shape or size of the operands. For matrix{matrix multiplication, both the nonsystolic and the systolic algorithms are outlined. A systolic algorithm that computes the product matrix in{place is described in detail. We show that a level{3 DBLAS yields better performance than a level{2 DBLAS. On the Connection Machine system CM{200, blocking yields a performance improvement by a factor of up to three over level{2 DBLAS. For certain matrix shapes the systolic algorithms o er both improved performance and signi cantly reduced temporary storage requirements compared to the nonsystolic block algorithms. We show that, in order to minimize the communication time, an algorithm that leaves the largest operand matrix stationary should be chosen for matrix{matrix multiplication. Furthermore, it is shown both analytically and experimentally that the optimum shape of the processor array yields square stationary submatrices in each processor, i.e., the ratio between the length of the axes of the processing array must be the same as the ratio between the corresponding axes of the stationary matrix. The optimum processor array shape may yield a factor of ve performance enhancement for the multiplication of square matrices. For rectangular matrices a factor of 30 improvement was observed for an optimum processor array shape compared to a poorly chosen processor array shape.
1 Introduction.
This article describes the algorithms used for matrix{vector, vector{matrix multiplication, rank{1 updates, and matrix-matrix multiplication on matrices distributed across the memory of the Connection Machine system CM{200. This system has up to 2048 oating{point processors that support operations in both 32{bit and 64{bit precision. The memory is distributed among the processing units, with a maximum of 4 Mbytes of memory per unit and a total memory of 8 Gbytes. Each processing unit has a single 32-bit wide data path to its memory. Data paths internal to the oating{point unit are 64{bits wide. The processing units are interconnected as an 11{dimensional Boolean cube, with two channels between every pair of nodes. Data may be exchanged on all 22 (11 2) channels concurrently. For some phases of the algorithms described below this property is explored. Throughout this article, the axis enumerating the rows is referred to as the row axis, and the axis enumerating the columns is referred to as the column axis. For a two{dimensional data array A(i; j), the left index refers to the row axis, and the right index refers to the column axis. A processing node, or simply node, refers to a processor with associated local memory and communications facilities. Throughout this presentation, it is assumed that there are N nodes, which for a two{dimensional processor con guration, have N r nodes along the row axis, and N c nodes along the column axis (N = N r N c ).
The algorithms described here have no restriction on the shape of the matrices or the number of processing nodes, other than that each operand is assumed to have at least one element assigned to each node. The processors may be con gured as a one{dimensional array or a two{dimensional array of arbitrary shape. The algorithms presented here achieve perfect arithmetic load balance. For operand matrices assigned to a subset of processors, load balancing is an important issue. Algorithms that address load balancing issues in greater detail are discussed in 17].
The algorithms presented here are data parallel adaptations of the standard matrix multiplication algorithm requiring 2PQR arithmetic operations for the multiplication of a P Q matrix by a Q R matrix. The index space for these operations is depicted in Figure 1 . R = 1 corresponds to matrix{vector multiplication, P = 1 to vector{matrix multiplication, and Q = 1 to rank{1 updates. The algorithms described here provide schedules for the operations in space and time that maintain perfect load balance both with respect to communication and computation whenever there is one data element per processor. The data motion requirements and the performance depend strongly on the data allocation of the operands. The Connection Machine compilers support a global address space and allocate arrays based on their shapes. The processors are con gured for each array such that the rank of the data array and the processor array are the same. The ordering of the axes is also the same. When there are more matrix elements than processors, consecutive elements along each data array axis (a block) are assigned to a processor. The outline of this paper is as follows. The next section discusses data allocation issues, and their consequences for the multiplication of matrices of arbitrary shapes. Matrix{ vector, vector{matrix multiplication, and rank{1 updates on distributed data structures are discussed in Section 2. Algorithms for matrix-matrix multiplication are described in Section 4. A systolic algorithm that keeps the matrix C stationary is described in detail.
The optimum shapes of the processor array for the di erent algorithms are also discussed in this section. Performance data for the Connection Machine system CM{200 are given in Section 5.
2 Data allocation.
All Connection Machine system compilers support a global address space and allocate data evenly among the memory modules. Multiple elements are assigned to the same memory module based on the consecutive (also known as block) data allocation scheme 7, 12] . For multidimensional arrays, the default mode of the Connection Machine compilers congures the processors such that the average number of local references for each remote reference is maximized when the data references are equally frequent along all array axes 26]. The area of the faces for a subarray of a given size is minimized. The user can control the shape of the processor array, that is, the data layout, through compiler directives. An axis can be forced to be local to a memory module by the directive SERIAL, if there is su cient local memory or if the length of the local axis segment is changed by assigning weights to the axes. High weights are used for axes with frequent references and low weights for axes with infrequent references. A relatively high weight for an axis increases the length of the local segment of that axis at the expense of the length of the segments of n bits in their binary encoding and are at a distance of n. The number of bits in which two indices di er translates directly into distance in a Boolean cube architecture. Binary{re ected Gray codes 23] generate embeddings of arrays into Boolean cube networks that preserve adjacency 12]. Gray codes have the property that the encoding of successive integers di er in precisely one bit. In a Boolean cube network successive indices are assigned to adjacent processors. The binary{re ected Gray code is e cient both in preserving adjacency, and in processor utilization, when the length of the axes of the data array is a power of two 9]. For arbitrary data array axes' length, the Gray code may be combined with other techniques to generate e cient embeddings 3, 10] . Matrix multiplication algorithms can be formulated for one, two 2, 8, 12] , and three{dimensional 4 13] meshes, and Boolean cubes 4, 11, 28].
Level{2 Distributed BLAS (DBLAS).
All level{2 BLAS 19, 5, 6] involve operations on arrays of di erent shape. Functions, such as matrix{vector multiplication, vector{matrix multiplication, and rank{1 updates, involve both vectors and matrices. With data array allocation based on the shape of the array, an alignment of the operand arrays with respect to each other is necessary before the operations can be carried out and the result stored as required. In this presentation, BLAS operating on distributed data structures are referred to as Distributed BLAS (DBLAS). The data motion issues for some level{2 DBLAS are discussed brie y below. For a more extensive discussion the reader is referred to 17].
Matrix{vector and vector{matrix multiplication.
The evaluation of the matrix-vector product y Ax requires the operations:
1. Aligning the vector x with the column axis of A. 2. Spreading the vector x along the row axis of A, such that there is one copy of the appropriate segment of x for every node. 3. Performing a matrix{vector multiplication concurrently on each node. 4. Performing a reduction along the column axis to form y, aligned with the row axis of A. 5. Aligning y with its original allocation.
In
Step 1, the vector x is placed along a processor row of A, such that the range of inner indices (corresponding to the Q-axis) in a node is identical for A and x.
Step 2 replicates x such that every node has a segment of the vector x that corresponds to the inner indices of the rows of A.
Step 3 de nes N concurrent matrix{vector products followed in Step 4 by N r concurrent summations of N c vectors of length P Nr . The Connection Machine system CM{200 implementation is based on the processing node description. Local level{2 BLAS 18] are used for the operations in each node. Vector{ matrix multiplication is treated similarly. In 17] it is shown that the data motion for the alignment of the vectors with the matrix constitutes a shu e on a suitably de ned index set. Optimal implementations on mesh-connected networks is described in 22] and on Boolean cube networks in 16]. The communication e ciency can be improved further by combining the alignment and spread operations (Steps 1 and 2), and the reduction and alignment operations (Steps 4 and 5) 17]. 5 
Rank{1 updates.
The evaluation of the rank{1 update A xy T requires the operations:
1. Aligning the vector x with the row axis of A. 2 . Aligning the vector y with the column axis of A. 3 . Spreading the vector x along the column axis of A, such that there is one copy of the appropriate segment of x for every node. 4. Spreading the vector y along the row axis of A, such that there is one copy of the appropriate segment of y for every node. 5. Performing a rank{1 update on each node.
The above description is made with respect to the processing array. A similar description in terms of the data array is also possible. The Connection Machine system CM{200 implementation uses the processing array description and local level{2 BLAS for the operations on each node. As with matrix{vector and vector{matrix multiplication, the alignment can be combined with the spread (Steps 1 and 3 and Steps 2 and 4).
Matrix{matrix multiplication (level{3 DBLAS).
Matrix{matrix multiplication is a part of level{3 BLAS. For distributed data structures it can be constructed out of the level{2 DBLAS described above. In 17] it is shown that for many distributed memory architectures, including the Connection Machine system CM{ 200, level{3 DBLAS is required for high e ciency with respect to data motion. A level{3 DBLAS also allows for the use of local level{3 BLAS, which may enhance the arithmetic e ciency. This section generalizes the matrix{vector and vector{matrix level{2 DBLAS to level{3 DBLAS. The systolic versions of these algorithms are then outlined. One important advantage of the systolic algorithms is that unlike the straightforward generalizations of the level{2 DBLAS, the systolic algorithms preserve the memory requirements.
Matrix multiplication based on level{2 BLAS functions.
The algorithm for matrix{vector multiplication described in the previous section can be extended for the matrix{matrix multiplication, C A B+D. By extracting one column of B (and D) and performing a matrix{vector multiplication, one column of the product matrix C is generated. This column must be deposited into the matrix C. The extraction of the column of B (and D) implies a change of layout, if the default data allocation strategy of the Connection Machine compilers is used: B (D) is a two-dimensional object, and the extracted column is one{dimensional. Similarly, the column of C obtained by a matrix{vector multiplication is one{dimensional, but C is a two{dimensional object. A detailed description of the required data motion can be found in 17]. Using a matrix{vector multiplication algorithm from a level{2 DBLAS package requires that the matrix B be transposed, aligned and spread along the row axis one column at a time. R calls to the matrix{vector multiplication routine are required. After each such call, the computed product vector must be aligned and deposited in the appropriate column of C. The arithmetic operations local to a node can be based on level{1 or level{2 BLAS, but not level{3 BLAS. The number of calls to the level{2 DBLAS can be reduced by blocking the columns of B (and C). For blocks consisting of b columns, blocking reduces the overhead for both arithmetic and data motion by a factor of b. The arithmetic e ciency may also be improved by the use of level{3 BLAS in each node. The communication e ciency also increases because of improved load balance in the communication system 17]. With a blocking of b columns, each processing node requires temporary storage corresponding to Q Nc b data elements for the b columns of B. When b = R, that is, the entire matrix B is transposed and aligned with A, then the temporary storage requirements, due to the blocking, increase by a factor of R compared to the unblocked algorithm. Such an increase in the temporary storage requirement is often unacceptable. The increased demand for the temporary storage is due to the spread operation (Step 2 of the matrix{ vector multiplication algorithm). Its function is to assure that each column of B can interact with every row of A with no motion of A. By modifying the implementation of the spread such that it is performed in a stepwise manner, the memory requirements can be preserved. For example, if there is at least one column of B allocated to each of the N r processor rows after the extraction and alignment of b > N r columns, then the spread function realizes an all{to{all broadcast 8, 14, 25] , which can be implemented as N r ?1 cyclic shifts. The all{to{all broadcast can utilize the full communications capacity of Boolean cube networks 1, 14] . The reduction operation required in computing C can be expressed similarly. The level{3 DBLAS matrix{matrix multiplication routine based on extraction of b columns of B, transposition and alignment, all{to{all broadcasting, all{to{all reduction and alignment using a memory preserving all{to{all implementation will be referred to as a systolic matrix{matrix multiplication algorithm with A stationary. Analogous algorithms for matrix{matrix multiplication can be de ned using either a straightforward generalization of the vector{matrix multiplication algorithms, or the rank{1 update algorithms, or systolic versions thereof. In a vector{matrix type algorithm, B is stationary, while in a rank{1 update algorithm, C is stationary. The arithmetic requirements for the three algorithms is the same. There may be di erences in the arithmetic e ciency due to the di erent shapes of the submatrices of the di erent operands assigned to each processing node. For the systolic matrix{matrix multiplication algorithm with A stationary and b = R, the transposition and alignment of B can be performed as one operation. On a Boolean cube network, the optimal implemen-tation of this operation requires a time proportional to . Therefore, the optimal con guration of the processing array satis es P Q = Nr log 2 Nc
Nc log 2 Nr , or N r q NP Q and N c q NQ P for P Q. The optimal shape of the processing array is approximately congruent to the shape of the stationary matrix A. Similarly, the optimum processing array shape of the systolic algorithm with B stationary is congruent to B, and the optimum processing array shape of the array with C stationary is congruent to C. In the Connection Machine Scienti c Software Library (CMSSL) 27] nonsystolic algorithms are used for the cases with A and B stationary, while either a nonsystolic or systolic algorithm is used for the case with C stationary. The performance depends strongly upon the shape of the operands. In 17], it is shown that as a rst approximation, the optimal algorithm keeps the matrix with the largest number of elements stationary. Next, the systolic matrix{matrix multiplication algorithm with C stationary that is used in CMSSL is presented in detail.
4.2 Systolic matrix multiplication with C stationary. This algorithm assumes that each of the three operands has at least one element assigned to each processor. The processors are con gured as a two{dimensional array. A binary{ re ected Gray code encoding is used for each axis, such that adjacency in the data array is preserved in the distributed memory organized as a Boolean cube. A consecutive data allocation scheme is assumed. This section describes a block algorithm for square processor arrays. The next section generalizes the algorithm for rectangular processor arrays. Blocking reduces the number of local memory moves and allows for the use of level{3 BLAS on each node. With the product matrix C stationary, for each element c ij P Q?1 k=0 a ik b kj of C, the corresponding elements of A, a ik , and B, b kj , for k 2 f0; 1; 2; : : : ; Q?1g, must be moved to the processing node where c ij resides, for all i 2 f0; 1; 2; : : : ; P ?1g and j 2 f0; 1; 2; : : : ; R?
1g. The set of processing nodes to which row i of C is assigned must all receive every element of row i of A. Similarly, the set of processing nodes to which column j of C is assigned must all receive every element of column j of B. In the index space, this is an all{to{all broadcast 14] within the rows of A and the columns of B. It is assumed that matrix rows are aligned with processor rows and matrix columns with processor columns. This assumption is consistent with the compiler generated data layout. Recall that the nonsystolic rank{1 update algorithm realizes the all{to{all broadcast as a sequence of spreads. The temporary storage requirements for the blocked version of this 8 algorithm increase by a factor of b compared to the nonblocked algorithm. To reduce the temporary storage, the all{to{all broadcast operation is performed stepwise through cyclic shifts 21]. This introduces an alignment requirement between A and B. In evaluating the expression c ij P Q?1 k=0 a ik b kj , only processors where the inner index k is identical for both A and B can participate in the computation. For a square processing array, the inner indices initially are the same for A and B only in the processors on the diagonal of the array. This property is true for matrices of any shape and any square processor array 2 . To increase the processor utilization, the matrices must be \aligned" such that the inner indices are identical in all nodes. A transposition of B or A would clearly align the inner indices, but partial products for C would then have to be accumulated in space. The following algorithm aligns A and B such that all processors can participate in the evaluation of C, without any data motion for C. Let 0 i < P, 0 k < Q, and 0 j < R denote matrix element indices, and 0 `< N r and 0 m < N c denote indices for the processor array elements. Since N r = N c , the partitioning of the inner axis Q is the same for A and B. Assume that P = N r , Q = N r , and R = N c . An alignment such that processor (`; m) is assigned matrix elements A: ( `+ ; (`+ m) mod Q + ), where 0 < , 0 < B: ( (`+ m) mod Q + ; m + ), where 0 < , and 0 < C: ( `+ ; m + ) ensures that the range of inner indices for A and B are identical on each processor. This property is true for arbitrary values of and . Moreover, the range of indices for the P axis is the same for A and C, and the range of indices for the R axis is the same for B and C in each processor. The stepwise all{to{all broadcast operation can be performed by using cyclic shifts. The data motion for the multiplication of A with B at each step may be expressed as A: ( `+ ; (`+ m) mod Q + ) ( `+ ; (`+ m + 1) mod Q + ), where 0 < , 0 < B: ( (`+m) mod Q+ ; m+ ) ( (`+m+1) mod Q+ ; m+ ), where 0 < , and 0 < .
The shift operation must be repeated N r ? 1 = N c ? 1 times. Clearly, the inner indices of the two matrices are identical for each step of the algorithm. The correctness of the algorithm follows. After the alignment, and after each cyclic shift, matrices of shape and are multiplied on each processor. In the Connection Machine system CM{200 implementation described here, level{2 BLAS are used for the local matrix multiplication. For P = N r and R = N c , the algorithm described above degenerates to the algorithm in 2]. For certain high degree networks, such as Boolean cubes, multiple exchange sequences can be used to make e ective use of the communications bandwidth 11]. array of shape N r N c would result in excessive local data motion. The data motion between the processing nodes would be the same.
Remark 2. With the positive axis direction coinciding with increasing column indices and decreasing row indices, A is shifted in the negative direction and B in the positive direction. Shifting A in the positive axis direction and B in the negative direction also yields a valid algorithm. Further, the submatrices for A and B can be split into two parts, such that di erent parts are shifted in di erent directions. This observation is useful on architectures where the primitive communication operation is an exchange, which is the case for the Connection Machine system CM{200. Moreover, the data motion of A and B can be performed concurrently. Figure 2 shows the allocation of square 8 8 matrices to 32 processors con gured as a 4 8 array. The length of the segment of the inner axis assigned to a processor is di erent for A and B. Figure 3 shows the result of an alignment and the rst two steps of the multiplication phase. For the example, in Figures 2 and 3 , the all{to{all broadcast of the multiplication phase requires 8 cyclic rotation steps for A and 4 steps for B, since there are 8 processor columns and 4 processor rows. Figure 3 shows the locations of elements after the rst and second cyclic shift of A and the rst shift of B. After the alignment, all elements of A and half of the elements of B participate in the local multiplication. After the rst cyclic shift of A, all its elements are again participating in local matrix multiplications, with the previously unused elements of B. After the second cyclic shift of A and the rst cyclic shift of B, all elements of A and the \ rst" half of the elements of B are used in the same way as after the alignment. After this sequence is repeated four times, the matrix C is computed. In Figure 3 all operations requiring a given submatrix are carried out before the entire submatrix is moved to the adjacent processor. No local data motion is required. When the inner axis extent per processor is di erent for A and B, which is the case for a rectangular processor array, then only a fraction of the local submatrix with the largest inner axis segment is used in a local matrix multiplication for each rotation step of the submatrix with the shortest inner axis segment. The submatrices are fully used for each rotation step in which it participates. If the number of processors assigned to one axis is a multiple of the number of processors along the other axis, for example, N c > N r as in Figure 3 The pseudocode for the above algorithm is given in the Appendix. Claim 1. By performing the alignment along the longest axis as if the processor array was square with the number of processors along each axis equal to the number of processors along the shortest axis, and the alignment along the shortest axis as if the processor array was square with the number of processors along each axis equal to the number of processors along the longest axis, the multiplication of two matrices can be accomplished by performing the minimum number of rotation steps along each axis. The correctness of the claim follows from the algorithm outlined above. Figures 4 and 5 show an example where the least common divisor of N r and N c is 1.
Remark 4. There is no local data motion (except what is required by the local BLAS)
as was the case for a square processing array. Entire submatrices are moved between processors when necessary.
Remark 5. If one of the axes is not a multiple of the other, then not all local matrix multiplications are of the same rank. A uniform rank can be achieved without extra local memory moves, but at the expense of having some shifts use di erent block sizes and more complex memory management.
Remark 6. As in the case of a square processing array, A and B can be split into two halves, such that an exchange operation can be performed along each axis. Note also that moves on the two axes may not always be performed concurrently, since the longer axis requires more cyclic shifts than the shorter axis. Furthermore, in general the submatrices of A and B on each node are of di erent size, and a complete overlap of the motion of A and B is impossible even for a square processor array. If the lengths of the axes are relatively prime, then no communication is overlapped between A and B. 14 4.3 Optimum shape of the processor array.
Ignoring the e ects of the ceiling functions, the speedup of the arithmetic operations is perfect and independent of the shape of the processor array. With the inner axis entirely instantiated in time, the matrix product requires 2d With concurrent communication on all channels of every node of a Boolean cube network, the communication time can be reduced by a factor of log 2 N c for A and a factor of log 2 N r for B 11, 14] . The alignment phase for the Connection Machine system CM-200 implementation combines establishing a shared processor con guration for the three arrays with the alignment of the matrices with respect to each other. This operation is performed by the router. Reshaping the processor array for an operand, if necessary, constitutes a shu e operation on a suitably de ned index set. For the Connection Machine system, CM{200, reshaping the processor array implies that the number of processors along one axis is reduced by some power of two, while the number of processors along the other axis is increased by the same factor. Figure 6 gives an example in which a 2 4 processor array is reshaped into a 4 2 array. The number of partitions along the rst axis doubles, while the number of partitions along the second axis is reduced by a factor of two. To verify that this operation is a shu e, introduce a second index for the partitioning of the set of matrix rows initially in each processor. Then the content of the rst two processor columns before the reshape operation is formed by blocks labeled 00,01,10,11,20,21,30 and 31, where the rst index denotes the processor to which the block of rows is assigned. After reshaping the processor array, processor 0 contains blocks 00 and 20, processor 1 blocks 01 and 21, processor 2 blocks 10 and 30, and processor 3 blocks 11 and 31. This reallocation can be described as the reordering of the sequence 00,01,10,11,20,21,30,31 into the sequence 00,20,01,21,10,30,11,31. This reordering is known as a shu e. Optimum Boolean cube algorithms are given in 15, 16] . With concurrent communication on all channels of every processor, as in the case of the Connection Machine system CM{200, the optimum time for the reshaping is independent of the axes extent and is proportional to the number of elements per processor. The alignment of the matrices with respect to each other implies a skewing of rows with respect to each other for A and a skewing of columns with respect to each other for B, if a shared processor array shape has already been established. The skewing can be performed as a sequence of cyclic shifts, with the number of cyclic shifts depending upon the processor row for A and the processor column for B. On a Boolean cube network, it is conjectured 12] that the data motion for this operation can be pipelined, and that the communication time is proportional to the number of elements per processor and essentially is independent of the shift length and the number of processors. Hence, it is expected that the time for the combined processor array reshaping and matrix alignment is proportional to the size of the submatrices assigned to each processor, and almost independent of the machine size. The measurements reported in Section 5 show that this assumption is valid for the Connection Machine system CM-200 router. The number of arithmetic operations in sequence is independent of the processor array shape. To a rst approximation, the alignment/reshaping is also independent of the array shape. Hence the optimum shape is determined solely by the time for the all{to{all broadcast in the multiplication phase. R . The claim follows directly from the expressions for the time required for all{to{all broadcast, and is veri ed experimentally in Section 5. Note that the optimum two-dimensional processor array shape is the default processor array shape for C (assigned by the Connection Machine compilers). The communication times for the multiplication phase may be reduced further by conguring the processors as a three{dimensional array 13] and by using all communication channels in Boolean cubes 11]. During the multiplication phase, the algorithm described here and used for the performance data reported in the next section, concurrently uses at most only four channels per processor.
5 Performance. Table 1 and Figures 7, 8 and 9 give the performance of the matrix{vector, vector{matrix, and rank{1 update routines for square matrices. For real operands, the peak performance of the three algorithms in 64{bit precision is 4500 M ops/s, 5825 M ops/s, and 3266 M ops/s, respectively. The corresponding peak performance of the three algorithms for complex operands is 9200 M ops/s, 11950 M ops/s, and 4900 M ops/s respectively. The improvement in performance, for a xed number of processors, is primarily due to an increased e ciency of the local level{2 BLAS. Table 2 gives the performance for the local matrix{vector multiplication kernels 18]. The 16 Table 1 : Performance data for matrix{vector, vector{matrix, and rank{1 updates on di erent Connection Machine system CM{200 con gurations, 64{bit precision. }: P=2048 |: P=4096 4: P=8192 Figure 9 : Execution rates for rank{1 updates on P P matrices on Connection Machine system CM{200 with N processors, 64{bit precision.
performance of the local kernels for 256 512 submatrices is almost three times higher than for 4 8 submatrices. Note that the performance numbers in this table correspond to one oating point unit of the Connection Machine system CM{200. The peak performance for the rank{1 update kernels is approximately 25% of the peak performance of the matrix{ vector multiplication kernels. When there is at least one data element per processor for each operand, almost 30% of the total time of the matrix{vector multiply is spent in the local level{2 BLAS. Another 35% of the total time is spent in the two align operations (Steps 1 and 5 of the algorithm in Section 3). The remaining 35% is spent in the spread (Step 2) and reduction (Step 4) operations. The main reason for the di erence in the peak performance of the matrix{ vector and the vector{matrix implementations is the asymmetry in the communication times for the align operations in Steps 1 and 5 are signi cantly di erent. Moreover, for rectangular processor layouts, the time for the spread and the reduction operations are considerably di erent. The peak performance of the rank{1 update is signi cantly less than the peak performance of the matrix{vector and the vector{matrix functions primarily because of the lower e ciency of the corresponding local level{2 BLAS. Tables 3 { 4 and Figures 10 { 14 give some performance data for the systolic matrix{ matrix multiplication algorithm with the product matrix stationary and with processors con gured as a two{dimensional array. For a given machine size, the performance increases as the size of the submatrices on the processing nodes increases. The overall performance for the square matrix multiplication increases by a factor of nearly 15 as the Table 2 : Execution rate in M ops/s for matrix{vector multiplication on one Connection Machine system CM{200 oating{point processor, 64{bit precision.
size of the submatrices increases from 4 8 to 256 512 ( Figure 12 ). For a given processor con guration the communication time for A increases in proportion to P and Q, and for B in proportion to Q and R. The number of arithmetic operations increases in proportion to P, Q, and R. Hence, the relative in uence of the communication decreases with an increased matrix size. However, the in uence decreases less rapidly than predicted by this simple analysis, because the e ective oating point rate of the local BLAS increases with the size of the submatrices. It is clear from Table 4 that there are no size restrictions on the extents of the matrix axes. Table 5 provides some additional insights into the behavior of the systolic matrix{matrix multiplication routine with the product matrix stationary. As a rst approximation, the alignment time is proportional to the number of matrix elements per processor. There is a slight increase in the alignment time with the machine size (about 6 { 7% for a factor of 4 increase in machine size (not reported in the tables)). The time for cyclic shifts is proportional to the number of elements per processor and the number of shifts along an axis. The dependence of the time for cyclic shifts upon the number of elements per node is veri ed by the measurements in Table 5 . The Connection Machine model CM{200 communication system allows data to be exchanged concurrently on all channels of every processor. Each of the operands A and B is split into two halves, one half moving in the positive direction of an axis and the other half in the negative direction. Moreover, equal{sized parts of A and B are moved concurrently whenever possible. Recall that for rectangular arrays more cyclic shifts are required for the longer axis and that for di erent sized matrices the submatrices are of di erent size.
The overall performance as a function matrix sizes and the number of processors is shown in Figures 10 and 11 . Increasing the number of processors by a factor of four and con guring the machine as a square array reduces the number of matrix elements per processor by a factor of four, but doubles the processor axes' lengths. The time for the alignment is reduced by almost a factor of two, and the time for the cyclic shifts is reduced by a factor of two. The number of arithmetic operations per processor for square matrices and processing node con gurations decreases by a factor of eight for each local matrix multiply. However, the number of calls to the local matrix multiply function increases by a factor of two. The loss in e ciency in the local level{2 BLAS because of a reduced size of the submatrices, does not quite reduce the arithmetic time by a factor of four. The relative importance of the communication increases by about a factor of two. For double precision operands, the systolic multiplication phase (local matrix multiply and cyclic shifts in Table 3 ) has a peak oating{point rate of approximately 11 G ops/s. After accounting for the alignment and recon guration phases, the overall algorithm peaks at nearly 10 G ops/s. The overall peak performance of the algorithm for complex matrices (N = 8192) is 12.5 G ops/s. Figures 13 and 14 show how the performance of the systolic algorithm for the multiplication of a rectangular matrix and a square matrix varies with the machine size (C stationary). The speedup with the machine size is almost identical for the di erent matrix shapes and is linear in the machine size. The e ciency for matrices of a given size decreases with machine size, as explained above. The speedup is approximately 5 for an increase in machine size by a factor of 8. Figure 15 shows the dependence of the performance upon the shape of the product matrix for the systolic algorithm with C stationary. For a given inner dimension Q, the performance is approximately independent of the values of P and R for P R = const. The performance increases with the value of the constant and increased values of Q. The deviation from perfect symmetry is due mostly to the fact that a Connection Machine system CM{200 with 2048 processors cannot be con gured as a square array. In this case, one of the pairs in each symmetric case (P R and R P) may incur a reallocation of the product matrix, while the other case does not. The asymmetry is very small for machine sizes for which the number of oating-point processors is a square, as seen from Table  3 . Note that in Figure 15 P and R are expressed relative to Q. Hence, the increased performance as Q increases, since all three local axes increases with an increased value of Q for xed ratios of P=Q and R=Q. Figures 16 and 17 illustrate the in uence of the shape of the shared processing node con guration on the overall performance of the systolic matrix multiply algorithm with C stationary. For square operand matrices, when the processing nodes are con gured as a linear array (N r = 1 or N c = 1), the number of cyclic shifts that are required for the all{to{all broadcast in the multiplication phase completely dominates the algorithm. For the square matrices considered in Figure 16 , the total number of cyclic shifts is minimum when N r = N c . For the rectangular shapes illustrated in Figure 17 , performance is optimal when the shared processor con guration is of the same shape as the product matrix when P < R. For the case when P > R, the default processor layout for the product matrix makes it essential for the Connection Machine system CM-200 implementation to do one extra route operation to recon gure the product matrix. This extra communication step shifts the optimum oating point rate versus shared processor con guration to the left.
21 Table 3 : Performance of the systolic matrix multiplication algorithm with C stationary on some Connection Machine system CM{200 con gurations, 64{bit precision. Finally, Table 6 and Figure 18 show the performance for the multiplication of a square matrix A by a rectangular matrix B. The number of columns in B varies from one to 8192. The e ect of the blocking introduced for the nonsystolic \matrix{vector" multiplication algorithm, and the selection of algorithm for matrix{matrix multiplication as a function of the shape of the operands is clear. When P R 8, a matrix{vector type algorithm is used with a block size of min(R; 64) (A is stationary). When R P 16, a vector{matrix algorithm is used to evaluate the product (B is stationary). The block size is min(P; 32). For the data reported in Table 6 and Figure 18 , all other shapes use the systolic matrix multiplication algorithm with C stationary. For small matrices, blocking of vectors for the nonsystolic algorithm, yields more than a three-fold performance increase for square matrices, while for large matrices the performance increase is about 5%. For small matrices, blocking improves the performance of the local level{2 BLAS by about 50%. 6 Summary.
Level{2 and level{3 DBLAS used in the Connection Machine Scienti c Software Library, CMSSL, are described brie y. Both the nonsystolic and the systolic algorithms for matrix{ matrix multiplication on distributed data structures, with A, B, or C stationary are outlined. A systolic matrix{matrix multiplication algorithm keeping C stationary is described in detail. The systolic algorithms perform the all{to{all broadcast and reduction operations as a sequence of cyclic shifts, thereby reducing the need for temporary storage. Scienti c Software Library for the multiplication of a P P matrix by a P R matrix on Connection Machine system CM{200, 64{bit precision.
All algorithms require that the operands rst be aligned with respect to each other, and that a common machine con guration is established for all operands. For the matrix{vector multiplication routine, about 35% of the time is spent in the alignment of the two vectors, while the spread{and{reduce operations account for another 30% of the total time. The matrix{vector and vector{matrix multiplication routines have comparable performance. The di erence is due to the asymmetry in the route operation. The performance of the rank{1 update routine is always less than for the matrix{vector and vector{matrix routines. For small matrices, the performance di erence is about 10%, but for large matrices the performance di erence is close to a factor of two. The performance for the local level{2 BLAS used in the level{2 DBLAS is up to a factor of four higher for matrix{vector (vector{matrix) multiplication than for rank-1 updates. It has been shown experimentally that introducing blocking in the matrix{vector and vector{matrix multiplication routines in their use for matrix{matrix multiplication yields a performance improvement by over a factor of three for small matrices. For large matrices, the performance gain by blocking is about 5%. Most of the performance gain for small matrices is due to improved performance of the local level{2 BLAS. For the same blocking factor, the performance of the matrix{vector and vector{matrix multiplication routines is always better than the performance of the rank-b update, primarily because of the better performance of the local level{2 BLAS functions. For the systolic matrix{matrix multiplication routine with C stationary, about 20% of the time is spent for the alignment of small matrices. The alignment of large matrices accounts for nearly 10% of the total time. The fraction of time spent for the cyclic 30 rotation decreases from about 65% for small matrices to about 25% for large matrices. For submatrices of shape p q, q r, and p r, the time for cyclic rotation is proportional to the number of data elements moved in sequence, which for A is p q 2 N c , and for B is q r 2 N r . These shifts are partially overlapped. The required number of oating point operations, 2p q r increases with the size of the local matrices. The total time increases at a slower rate, because the oating point rate increases with an increase in the local matrix size. The increase in the oating{point rate is a factor of 14 from 2 2 submatrices to large submatrices. As a rst approximation, the algorithm which keeps the matrix with the largest number of elements stationary should be used to compute the matrix product. Deviations from this rule are primarily due to particular implementation issues for communication routines and variations in arithmetic e ciency due to di erent vector lengths for the di erent local submatrices. The aspect ratio of the shape of the processor array for optimum communication performance shall be the same as the aspect ratio of the shape of the stationary matrix. This result has also been veri ed experimentally. For square matrices, the performance varies by a factor of over ve as a function of the shape of the processing array. For the rectangular matrices used in the experiments reported here, the in uence of the shared processing node con guration is much more severe (18 M ops/s versus the optimal 559 M ops/s { a factor of more than 30). The local level{2 BLAS used in the algorithm are well{optimized for the node architecture, having a peak e ciency in excess of 90%. For improved e ciency in the global matrix multiplication algorithm, a decrease in the need for communication is desirable, in particular, in the multiplication phase of the algorithm. Con guring the processors as a three{dimensional array may yield lower communication requirements for the multiplication phase 13, 20] . A decrease in communication time can also be achieved by exploiting more of the communications bandwidth of the Boolean cube network by using multiple concurrent exchange sequences as suggested in 11].
